Abstract-This paper presents a new interleaved pulse-width modulation (PWM) boost-flyback converter to achieve power factor correction (PFC) and regulate DC bus voltage. The adopted boost-flyback converter has a high voltage conversion ratio to overcome the limit of conventional boost or buck-boost converter with narrow turn-off period. The proposed converter has wide turn-off period compared with a conventional boost converter. Thus the higher output voltage can be achieved in the proposed converter. The interleaved PWM can further reduce the input and output ripple currents such that the sizes of inductor and capacitor are reduced. Since boundary conduction mode (BCM) is adopted to achieve power factor correction, power switches are turned on at zero current switching (ZCS) and switching losses are reduced. The circuit configuration, principle operation, system analysis, and design consideration of the proposed converter are presented in detail. Finally, experiments conducted on a laboratory prototype rated at 500W were presented to verify the effectiveness of the converter.
INTRODUCTION
Recently high voltage step-up converters have been proposed for fuel-cell based DC converter [1] - [3] , batterydischarged DC converter in UPS system [4] - [5] , car auxiliary power supplies [6] , automobile HID headlamps [7] - [8] , and medical equipment. The conventional boost converter cannot realize high voltage step-up due to the narrow allowed duty cycle. If high duty cycle is used in the boost converter, the nonlinear voltage conversion characteristic due to the parasitic resistance is difficult to regulate output voltage. The conduction loss of power MOSFET also depends on the duty cycle of switch. Cascade boost converters in [9] - [11] and coupled-inductor converters in [12] - [16] have proposed for non-isolated circuit applications. Therefore the drawback of a conventional boost converter can be overcome by these circuit topologies with high voltage step-up applications. In order to reduce the environmental power pollution and save energy waste, Environment Protection Agency (EPA) and Climate Saver Computing Initiative (CSCI) have been proposed to increase circuit efficiency for modern power supply unit. Therefore power factor correction (PFC) techniques [17] - [23] have been demanded for power converters with power rating greater than 75W. Thus the input reactive power and line current harmonics are eliminated, and a sinusoidal line current is drawn from utility side. This paper presents a new circuit topology to achieve high voltage step-up compared to a conventional boost converter and flyback converter. Since the adopted converter is operated in boundary conduction mode and interleaved pulse-width modulation (PWM), the input line current can be controlled to be a sinusoidal waveforms and the input ripple current can be partially cancelled each other. Therefore input power factor can be controlled to unity and total harmonic distortion of line current is reduced. The input inductance can be reduced due to the interleaved PWM scheme. The boost and flyback converters with one MOSFET are connected in series at output side. The output voltage is the summation of these three voltages so that the converter has higher voltage step-up function. Thus the switch count is reduced. The advantages of the proposed converter are easy to implement with the commercial PWM IC such as UCC28061, high voltage stepup, less power switch and wide duty cycle control. Experimental results, taken from a laboratory prototype rated at 500W are presented to demonstrate the circuit performance and to verify the feasibility of the converter. Generally the high step-up voltage gain is required in many emerging applications. But the boost converter should be operated at high duty cycle to achieve high voltage gain. Therefore power is delivered to output load during a short period. This will result in low circuit efficiency. Fig. 1(b) gives the circuit configuration of cascade boost converter. The voltage conversion ratio of the cascade boost converter is V o /V in =1/(1-δ) 2 . The main disadvantages of cascade boost converter are more circuit components and complex control scheme. In order to reduce power components and to simplify the control scheme, switches S 1 and S 2 in Fig. 1(b) can be combined to be one switch as shown in Fig. 1(c) . Therefore, the general PWM IC can be used to regulate the output voltage with high step-up gain. Fig. 2 shows the circuit configuration of the proposed converter with high step-up voltage conversion. There are two circuit modules in the proposed converter to achieve DC/DC conversion, load voltage regulation and partially ripple current cancellation. In each module, the DC bus voltages of boost circuit, including L 1 , S 1 , D 1 and C 1 , and flyback circuit, including T 1 , S 1 , D 2 and C 2 , are connected in series to step-up output voltage. If the turns ratio of T 1 and T 2 is unity, the total conversion ratio between DC bus voltage and input voltage is greater than or equal to (1+δ)/(1-δ) with DCM or CCM operation, respectively. This voltage conversion ratio is larger then the DC voltage conversion ratio of conventional boost converter and flyback converter with unity turns ratio. Since input inductor currents are interleaved half switching period, the input current ripple is partially cancelled each other. Thus the input capacitance can be reduced. 
III. OPERATION PRINCIPLE
In order to simplify the circuit analysis, some assumptions are made. Capacitances of C 1~C4 are large enough such that voltages V C1~VC4 are constant. Magnetizing inductances of T 1 and T 2 are identical L 1 =L 2 =L m . The turn ratio of T 1 and T 2 is n p /n s . All power semiconductors are ideal. The leakage inductances of T 1 and T 2 are identical. Based on the above assumptions, the proposed converter has seven operation modes in a switching cycle. Fig. 3 shows the time sequence of key waveforms in the proposed converter. Fig. 4 illustrates the equivalent circuit of each operation mode in a switching cycle. Before time t 0 , S 1 is off and S 2 is on. Diode currents i D2~iD4 are all zero. 
The inductor current i L2 also decreases.
Thus the diode current i D4 is given as: 
The inductor current i L1 also decreases.
Thus the diode current i D2 is given as: 
Since v in <V C1 , diode current i D1 is decreasing in this mode. The inductor current i L2 continuously increases in this mode. At time T+t 0 , diode current i D1 is decreased to zero. Then switch S 1 is turned on at this instant to achieve ZCS turn-on. Then the operation mode in this switching cycle is completed and the circuit goes to the next switching operation.
IV. STEADY STATE ANALYSIS
In the steady state analysis, the transformers T 1 and T 2 are modeled as the magnetizing inductors L 1 and L 2 and leakage inductors L lk . Based on the voltage-second balance on primary sides of T 1 and T 2 , we can derive the capacitor voltages V C1 and V C3 .
where δ is the duty cycle of switches S 1 and S 2 . In the same manner, the capacitor voltages V C2 and V C4 can be obtained due to the voltage-second balance on secondary sides of T 1 and T 2 . 
Thus the inductor current i L1 in mode 5 is given as:
The magnetizing current of T 1 in mode 5 is given as:
The diode current i D2 is expressed as:
The voltage stresses of diodes are given as:
The voltage stress of switches S 1 and S 2 is given as: 
V. EXPERIMENTAL RESULTS
The proposed converter with BCM operation for high stepup voltage conversion was built and tested in this section to achieve unity power factor, line current harmonics reduction and partially ripple current cancellation at input and output sides. Experimental results based on a laboratory 500W prototype are provided to verify the effectiveness of the proposed converter. Fig. 5 gives the circuit configuration of the prototype circuit. An interleaved BCM mode control IC UCC28061 is adopted to generate two PWM signals and regulate output voltage. The type-II controller based on kfactor approach is selected to select the zero-pole frequency with 70 degree phase margin and -15dB gain margin. Since the adopted converter is operated at BCM mode, an input capacitor C in is added after the diode rectifier to filter high frequency harmonic current. Fig. 6 shows the measured line voltage v s and line current i s at full load condition. It is clear that line current is a sinusoidal waveform. The measured power factor is 0.98 and total harmonic distortion of line current is 18.9%. Fig. 7 gives the measured results of v S1,gs , i in , i L1 and i L2 at full load condition. The input current i in has twice switching frequency compared to the frequency of i L1 and i L2 . Thus the boost inductances L 1 and L 2 can be reduced. Fig. 8 gives the measured results of v S1,gs , v S2,gs , i S1 and i S2 at full load condition. Fig. 9 shows the measured results of v S1,gs , v S2,gs , i D1 and i D3 at full load condition. Fig. 10 gives the measured waveforms of v S1,gs , v S2,gs , i D2 and i D4 at full load condition. From Figs. 7-10, we can see that the inductor currents and diode currents are interleaved each other. Thus input and output ripple currents are reduced such that the input and output capacitances can be reduced. Since BCM operation is adopted in the proposed converter, all diodes are turned off at ZCS. Thus there is no reverse recovery loss on each diode. Two power switches are turned on at ZVS. 
VI. CONCLUSION
An interleaved boost-flyback converter operated in BCM mode is presented to achieve nearly unity power factor, low total harmonic distortion and high voltage step-up features. All diodes are turned off at ZCS and switches are turned on at ZCS. Thus there is no reverse recovery loss on rectifier diodes and the low cost fast recovery diodes can be used in the adopted circuit. The adopted converter can be used in fuel cell system, PV cell system, battery discharge system for DC-AC converter with high voltage step-up function. The adopted converter can also be used for high output voltage application with utility mains input and high input power factor demanded. The circuit configuration, operation principle and steady state analysis are demonstrated as well. Finally the performance of the proposed converter is verified from the experiments based on a laboratory prototype.
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